

# Ch2- Part2 Introduction to CPU Organization By Dr. Raghad Samir Al Najim 2018@SPU

# **CPU Organization**

### **CPU contains two main units:**

**ALU and Control unit** 



# ALU

The arithmetic logic unit (ALU) carries out the logic operations (such as comparisons) and arithmetic operations (such as add or subtract) required during the program execution.

Generally an ALU has two data inputs and one data output.

Operations performed in the ALU affect bits in the status register(Flag register).

The ALU knows which operations to perform because it is controlled by signals from the control unit.

# **ALU Components**

### Arithmetic

Parallel Add One Full Adder per Bit Selection Logic

### • Logic

Gates Multiplexer



#### Internal Structure of ALU

# **ALU Function Table**

/	Ope	radi	ion S	Select			C <sub>n-l</sub>
1	S <sub>1</sub>	S,	S <sub>p</sub>	C <sub>in</sub>	Operation	Function	
		0 0 0 1 1 1 1 0 0 1	0 0 1 1 0 1 1 0 1 1 0	0 1 0 1 0 1 0 1 0 1 0 0	F=A F=A+1 F=A+B F=A+B+1 F=A+B' F=A+B'+1 F=A-1 F=A F=AB F=A+B F=A+B F=A XOR B	Transfer A Increment A Add A and B Add A and B With C arry Add A and One's Compement of B Subtract B From A Decrement A Transfer A AND OR Exclusive OR	A <sub>n</sub> B <sub>n</sub> Arithm etic Stage Multiplexer F <sub>n</sub> S <sub>0</sub>
/	-	T	1	U	<b>F</b> = <b>A</b> .	Complement	S <sub>1</sub> S <sub>2</sub>

### **Circuit for Arithmetic Component**



### **Circuit for Logic Component**



### **Internal Structure of ALU**



### **Pin Descriptions**

#### Function Table

		Mode Select				Active LOW Operands		Active HIGH Operands			
Pin Names	Pin Names Description			Inputs				& F <sub>n</sub> Outputs		& F <sub>n</sub> Outputs	
70 70	Operand bouts (Action 1.0306						Logic	Arithmetic (Note 2)	Logic	Arithmetic (Note 2)	
HU-HS	operand inputs (Active LOVV)		S3	S2	S1	S0	(M = H)	$(M = L)(C_n = L)$	(M = H)	$(M = L)(C_n = H)$	
BD-B3	Operand hputs (Active LOW)		L	L	L	L	Ā	Aminus 1	Ā	A	
len en	Eurotion Solart Inputs		L	L	L	н	AB _	AB minus 1	A+B	A+B	
00-00	ranction select inputs		L	L	н	L	A+B	AB minus 1	ĀВ	A+B	
IM	Mode Control Input		L	L	н	н	Logic 1	minus 1	Logic D	minus 1	
			L	н	L	L	A+8	Aplus (A+B)	AB	A plus AB	
C <sub>n</sub>	Carry Input		L	н	L	н	B	AB plus (A+B)	B	(A + B) plus AB	
			L	н	н	L	Ā@B	A minus B minus 1	A@ B	Aminus Biminus 1	
ru=r3	rancion oapais (Hane Low)		L	н	н	н	A+B	A+B	AB	AB minus 1	
A = B	Comparator Output		н	L	L	L	ĀВ	A plus (A+B)	Ā+ B	A plus AB	
			н	L	L	н	A@B	A plus B	A@B	Aplus B	
G	Carry Generate Output (Active LOW)		н	L	н	L	в	AB plus (A + B)	в	(A + B) plus AB	
	C		н	L	н	н	A+B	A+B	AB	AB minus 1	
r	Carry Hopagate Output (Active LOVV)		н	н	L	L	Logic D	A plus A(Note 1)	Logic 1	A plus A(Note 1)	
lc	Carpe Ortout		н	н	L	н	AB	AB plus A	A+B	(A + B) plus A	
<sup>~~</sup> ⊓+4	carry carpar		н	н	н	L	AB	AB minus A	A+ B	(A + B) plus A	
			н	н	н	н	A	A	A	A minus 1	

#### Logic Symbols



### 4- bits ALU

## Complex ALU- 32 bits ALU



# **Control Unit**

The control unit is the "policeman" or "traffic manager" of the CPU. It monitors the execution of all instructions and the transfer of all information.

The control unit extracts instructions from memory, decodes these instructions, making sure data is in the right place at the right time, tells the ALU which registers to use, services interrupts, and turns on the correct circuitry in the ALU for the execution of the desired operation.

The control unit uses a program counter register to find the next instruction for execution and a status register to keep track of overflows, carries, borrows, ...

# Functions of Control Unit(CU)

### Sequencing

CU causes the CPU to step through a series of micro-operations in proper sequence based on the program being executed

#### Execution

**CU** causes each micro-operation to be performed

### Control Signals

**External:** inputs indicating the state of the system

Internal: logic required to perform the sequencing and execution functions

# **Control Signals- inputs & outputs**

- Clock (clock cycle time, processor cycle time)
  - One micro-instruction (or set of parallel microinstructions) per clock cycle
- Instruction register
  - Opcode & addressing mode for current instruction
  - Determines which micro-instructions are performed
- Flags Used to determine the
  - status of the CPU
  - Results of previous ALU operations
- Signals from the control bus part of the system bus
  - Interrupts
  - Acknowledgements



## **Control Signals- inputs & outputs**

### Control Signals within CPU

- Cause data movement register to register
- Activate specific ALU functions
- Activate a specific data path
- Control Signals to the control bus
  - To memory via the system bus
  - To I/O modules



Model of Control Unit

# Control Unit



# **Examples of Control Signal Sequence :**

### • MAR ← (PC)

 Control unit activates signal to <u>open gates</u> between PC and MAR

### • MBR $\leftarrow$ M[MAR]

- Control unit <u>opens the gates</u> allowing contents of the MAR onto the address bus
- Control unit sends a <u>memory read</u> control signal on the control bus
- Control unit <u>open the gates</u> allowing contents of the data bus to be stored in the MBR



### Micro-sequencing of Instruction cycle

